Stanford University Concurrent VLSI Architecture Memo 124 Elastic Buffer Networks-on-Chip
نویسندگان
چکیده
This paper presents elastic buffers (EBs), an efficient flow-control scheme that uses the storage already present in pipelined channels in place of explicit input virtual-channel buffers (VCBs). With this approach, the channels themselves act as distributed FIFO buffers under congestion. Without VCBs, and hence virtual channels (VCs), deadlock prevention is achieved by duplicating physical channels. We develop a channel occupancy detector to apply universal globally adaptive load-balancing (UGAL) routing to load balance traffic in networks using EBs. Using EBs results in up to 12 % (17 % for low-swing channels) improvement in peak throughput per unit power compared to a network using VC flow control. The power saved by eliminating VCBs is used to make channels wider, providing increased throughput that more than offsets the degradation caused by increased blocking without VCs. EB networks have identical zero-load latency to VC networks and have considerably simpler router logic as a VC allocator is not required.
منابع مشابه
Cost-aware Topology Customization of Mesh-based Networks-on-Chip
Nowadays, the growing demand for supporting multiple applications causes to use multiple IPs onto the chip. In fact, finding truly scalable communication architecture will be a critical concern. To this end, the Networks-on-Chip (NoC) paradigm has emerged as a promising solution to on-chip communication challenges within the silicon-based electronics. Many of today’s NoC architectures are based...
متن کاملThe Design and Implementation of a Multi-queue Buffer for Vlsi Communication Switches †
Small n ×n switches are key components of multistage interconnection networks and communication coprocessors used in multiprocessors and multicomputers. Communication latency and throughput are critically dependent on the structure of the internal buffers in these switches. We have previously introduced the architecture of a new type of buffer, called a dynamically-allocated multi-queue (DAMQ) ...
متن کاملPacketization and routing analysis of on-chip multiprocessor networks
Some current and most future Systems-on-Chips use and will use network architectures/protocols to implement on-chip communication. On-chip networks borrow features and design methods from those used in parallel computing clusters and computer system area networks. They differ from traditional networks because of larger on-chip wiring resources and flexibility, as well as constraints on area and...
متن کاملA Multi Synchronization Shared Buffer ATM Switch to relieve Multistage System High-Speed Clock Difficulty in VLSI
A Multi-Synchronization (MS) write-in shared buffer switch architecture is presented for a multistage system to relieve clock timing difficulty on various length connection links between switch elements in ultra high speed VLSI. The above architecture is useful to obtain flexibility and feasibility of VLSI design at sub nsec pulse switching because 30 mm deference in linking wire length on a sy...
متن کاملDesign Tradeoffs for Tiled CMP On-Chip Networks
We develop detailed area and energy models for on-chip interconnection networks and describe tradeoffs in the design of efficient networks for tiled chip multiprocessors. Using these detailed models we investigate how aspects of the network architecture including topology, channel width, routing strategy, and buffer size affect performance and impact area and energy efficiency. We simulate the ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2008